

The Electronics System in the Daya Bay Experiment

Yanchang LIN - on behalf of the Daya Bay Collaboration Tsinghua University, China



The Daya Bay collaboration has more than 200 collaborators from Asia, North America, and Europe.

The experiment is located in southeast china, 55 km away from central Hong Kong.

The experimental goal is to observe the neutrino mixing angle θ_{13} with a precision of $sin^2(2 \theta_{13})=0.01$ in a



three-year run. A dry-run of the first anti-neutrino detector without liquid scintillator is expected to start in fall 2009.



Introduction to the Daya Bay experiment

Neutrino and Muon Detectors layout



Since both AD and water Cherenkov detector are PMT based, an identical readout electronics subsystem is developed.

Up Front End 16 to **Electronics (FEE) modules,** Local Trigger Board one (LTB), one flash ADC, and



Electronics for both AD and water Cherenkov detector

one Fanout module can be equipped in a VME crate. The subsystem can handle up to 256 PMTs.

AII modules work with a synchronize clock. Each event has a time stamp.

Multiplicity and trigger trigger energy-sum are implemented in the LTB.



A master trigger module is also being developed to have cross check between AD and MD.

RPC electronics consists of Front End Card (FEC), Read Out Module (ROM) and RPC Trigger Module (RTM). RPC works independently on a self trigger mode. The muon signature is 3 out of 4.

RPC electronics

The Daya Bay electronics subsystem





Channel per board

FEE PCB: 8 layer VME module **3 prototype FEE modules under testing**

Daya Bay FEE is a VME 9U module, which can handle up to 16 channels of PMT outputs. 16 channels of dual range 12 bit ADC and 16 channels of 20 bit TDC are integrated.

The waveform of each input pulse will be sampled with a 40 MHz clock after a shaping circuit. The TDC utilizes a 320 MHz clock. A trigger issued by the LTB is the common stop signal for all the TDC channels.

The event information along with ADC and TDC data will be stored in the buffer inside the onboard FPGA.

The VME controller reads data from each FEE via VME bus using a Chained Block **Transfer (CBLT) mode after a data-ready interrupt signal asserts.**

Some specifications of the FEE are listed on the table above.

FEE overview



A 10 MHz clock and the absolute time base on a Central Clock Generator (CCG) are generated in the control room outside

The 10 MHz clock is broadcast to each

The 1st international conference on Technology and Instrumentation in Particle Physics, Tsukuba, 2009